HW4-sol2

# HW4-sol2 - Problem 4. a) X = ABD+A'C+B'D'+C'D' CD\AB 00 01...

This preview shows pages 1–4. Sign up to view the full content.

Problem 4. a) X = ABD+A'C+B'D'+C'D' CD\AB 00 01 11 10 00 1 1 1 1 01 1 11 1 1 1 10 1 1 1 X'= A'C'D+AB'D+ABCD' CD\AB 00 01 11 10 00 01 1 1 1 11 1 10 1 Then X = (A'C'D+AB'D+ABCD')' Y=A'C+AD+C'D' CD\A 0 1 00 1 1 01 1 11 1 1 10 1 Y'=A'C'D+ACD' CD\A 0 1 00 01 0 11 10 0 Then Y = (A'C'D+ACD')'

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Z=CD+A'C+AB'D CD\AB 00 01 11 10 00 01 1 11 1 1 1 1 10 1 1 Z' = C'D'+A'C'+BC'+AD' CD\AB 00 01 11 10 00 1 1 1 1 01 1 1 1 11 10 1 1 Then Z = (C'D'+A'C'+BC'+AD')' These are the AND-NOR representation of X, Y and Z. b) The trick for this problem: Two output OR's have 4 AND gates and you can use these two to implement X and Y. Then you use the 3rd OR gate to implement T = CD+A'C, then connect the output to the last OR gate to implement Z = T+AB'D= CD+A'C+AB'D Problem 5
Problem 6. Find the state transition table for the following latches: (a) a latch using a NOR gate and a NAND gate in the same configuration as basic NOR latch (b) a latch using an Exclusive-NOR gate and a NAND in the same configuration as basic NOR latch

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 06/04/2010 for the course EE 2301 taught by Professor Larrykinney during the Spring '09 term at Minnesota.

### Page1 / 4

HW4-sol2 - Problem 4. a) X = ABD+A'C+B'D'+C'D' CD\AB 00 01...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online