{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

HW8-sol

# HW8-sol - EE 2301 INTRODUCTION TO DIGITAL SYSTEMS DESIGN...

This preview shows pages 1–3. Sign up to view the full content.

EE 2301 S 2010 INTRODUCTION TO DIGITAL SYSTEMS DESIGN HOMEWORK #8 (20 pts) Due May 6, 2010 Grading instructions: problems 2,5,6,7 5pts each 1. Derive the input equations for JK flip-flop implementation of the control network for a serial adder, shown on p. 5 of lecture notes Set 9. Next state P shift S 0 S 0 S 1 0 1 S 1 S 2 S 2 1 1 S 2 S 3 S 3 1 1 S 3 S 0 S 0 1 1 A B N A + B + J A K A J B K B P shift 0 0 0 0 0 0 x 0 x 0 0 0 1 0 1 0 x 1 x 1 0 1 0 1 0 1 x x 1 1 0 1 1 1 0 1 x x 1 1 1 0 0 1 1 x 0 1 x 1 1 0 1 1 1 x 0 1 x 1 1 1 0 0 0 x 1 x 1 1 1 1 1 0 0 x 1 x 1 1 J A = B N\AB 00 01 11 10 0 0 1 x x 1 0 1 x x -/1 -/1 1/1 0/0 -/1 S 0 S 1 S 2 S 3

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
K A =B N\AB 00 01 11 10 0 x x 1 0 1 x x 1 0 J B =N+A N\AB 00 01 11 10 0 0 x x 1 1 1 x x 1 K B =1 N\AB 00 01 11 10 0 x 1 1 x 1 x 1 1 x P shift =N+A+B N\AB 00 01 11 10 0 0 1 1 1 1 1 1 1 1 2. (a) Draw a block diagram for a parallel multiplier that can multiply two binary numbers where the multiplier is 3 bits and the multiplicand is 4 bits. Use an 8-bit shift register along with other necessary blocks. (b) Draw a state diagram for the multiplier control (c) Illustrate the operation of the multiplier when 11 is multiplied by 5. Specify the sequence of add and shift pulses generated by the control network and specify the contents of the 8-bit register at each clock time.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}