This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: . 2. Familiarity with Verilog logic design . . Wakerly Material Covered Chapter 4 Combinational Logic Design Principles Section 5.4 -- Verilog Possible Problems Karnaugh maps 4- or 5-variable SOP or POS Regular or with dont cares Hazards Verilog design of simple SOP or POS circuits Any problems like assigned homework problems Test Format 4-6 Problems, some with multiple parts 1 2...
View Full Document
This note was uploaded on 06/16/2010 for the course EE ee2173 taught by Professor Sloan during the Spring '07 term at Michigan Technological University.
- Spring '07