L03 - Outline Computer Architecture (contd.) Operating...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Outline Computer Architecture (contd.) Operating Systems Operating System Components Processes Scheduling Memory Management Inter-Process Communication Summary Operating Systems Margot Gerritsen Shela Aboud Emmet Caulfield School of Earth Sciences Stanford University January 7, 2010 Outline Computer Architecture (contd.) Operating Systems Operating System Components Processes Scheduling Memory Management Inter-Process Communication Summary Outline 1 Computer Architecture (contd.) 2 Operating Systems Operating System Components Processes Scheduling Memory Management Inter-Process Communication Summary Outline Computer Architecture (contd.) Operating Systems Operating System Components Processes Scheduling Memory Management Inter-Process Communication Summary Components Review A (simplified) computer has: A microprocessor ( P or CPU) Addressable memory (RAM), like a huge line of sequentially numbered (addressed) cells containing values (bytes) Peripheral devices (e.g. keyboard), occupying some of the addresses An address bus , a data bus , and a control bus (at least a R/W line) connecting them together. Interrupts for peripherals to seek attention from the CPU Outline Computer Architecture (contd.) Operating Systems Operating System Components Processes Scheduling Memory Management Inter-Process Communication Summary Operation Review And. . . The CPU uses the address bus to select, or address , a particular memory location (where there could be a peripheral instead of a RAM cell) If the R/W line is high (read), the memory or peripheral puts a value on the data bus to be read by the CPU If the R/W line is low (write), the memory or peripheral...
View Full Document

Page1 / 13

L03 - Outline Computer Architecture (contd.) Operating...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online