oe1s_2007 - Name: £0 /a+/on EECE 416/501 Fall 2007 Exam I...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Name: £0 /a+/on EECE 416/501 Fall 2007 Exam I This exam is to be completed individually. You are allowed 1 page of notes. Be sure to write clearly (print if you have to). Visibly indicate any assumptions you make. The goal of the university is to uphold the highest standards of academic honesty to protect the value of the degrees earned by its graduates. As such, academic dishonesty, including cheating, helping others to cheat, and plagiarism, will not be tolerated. The first instance of academic dishonesty will result in a 0 grade for the assignment, quiz, or exam. The second incident will result in a failing grade for the course with no exceptions. All incidents of academic dishonesty will be reported to the university. Academic Honesty Policy 0 0 lg 1. Draw the top and cross-section views for a pFET in a standard CMOS n—well process. Be sure to label the terminals and indicate the type of material (n+, p+, etc). c— ~~ - ~—— ~ ~ ~“‘; gaonr‘m‘ ( VG ( (:1 Hl=flcflall ‘ ( ( Vw V5 ’A‘ Vb ( E ( Pf ( > s t , l ( A K K ( / (. H—Wd/ __ ,_. N K. a .J ' Cross-Section View EECE 416/501 Exam I Name: 5 0 [a 1,051 Fall 2007 0 v," 2. Complete the voltage-current plots for this circuit. VS=OV VD=3V 10g(1) \II October 14, 2008 2/6 EECE 416/501 Fall 2007 Exam I Use this table of parameters for the following problems. K=1 above-VT) Ton — I970 3. Draw the generic schematic for the small signal model of an nFET and label it appropriately. AVA A V5 1% AV; October 14, 2008 3/6 EECE 416/501 Exam I Name: 5 0 / 44 7l/ .011 Fall 2007 0 1; A 4. Given the following circuit, calculate the transconductance and the output resistance. GM Kauf- W———476 EECE 416/501 Exam I Name: éo/ufi'm Fall 2007 O z 5. Given the following circuit, calculate the output swing and the value of the load resistor assuming 7‘ symmetric output swing. VD K 3.3 V October 14, 2008 5/6 EECE 416/501 Exam I Name: 5o Adm Fall 2007 AV K0147} :4 07 6. Calculate the gain, output resistance, and input resistance for the following circuit. For this problem, 7‘ o assume the circuit is operating in a very hot environment (1220 F) such that UT = 28 mV. W/L=4 +——4 Vi= .1 V (DC) > October 14, 2008 6/6 ...
View Full Document

This note was uploaded on 06/30/2010 for the course EECE 501 taught by Professor Twigg during the Fall '09 term at Binghamton University.

Page1 / 6

oe1s_2007 - Name: £0 /a+/on EECE 416/501 Fall 2007 Exam I...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online