Lecture11a - Lecture 11. DIGITAL ELECTRONICS Topics:...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 11. DIGITAL ELECTRONICS Objectives: Topics: Determine logic levels and noise margins Calculate static and dynamic power components Determine fan-in and fan-out Circuit Characteristics Signal Delays Power Consumption
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Digital Circuits - use Boolean algebra as a mathematical language Scale of integration (SI): small, medium, large, very large SSI <10 gates MSI <100 gates LSI <10 3 VLSI >10 5 Ultra-large-scale integration ULSI >10 6 gates LOGIC FAMILIES: TTL (BJTs+diodes+resistors) Advantage: Disadvantage: CMOS (n- and p-channel MOSFETS) Advantages: Disadvantage: susceptible to electrostatic overstress (EOS) and electrostatic discharge (ESD)
Background image of page 2
Digital Circuit Characteristics v IN v OUT V OH V OL V OH V OL V OH and V OL must reproduce each other The transfer characteristic must traverse from V OH to V OL Flat regions are good from the digital point of view NOISE MARGINS Voltage can fluctuate from the ideal values V OH and V OL (electro- magnetic interference, “ringing” of parasitic elements, etc.) gate1 gate2 v IN v OUT v IN >V OL or v OUT <V OH
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/30/2010 for the course EECE 315 taught by Professor Nikulin during the Fall '08 term at Binghamton University.

Page1 / 8

Lecture11a - Lecture 11. DIGITAL ELECTRONICS Topics:...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online