lecture37 - Lecture 37 Monday May 6 EE 332 Semiconductor...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 37 Monday May 6 EE 332 Semiconductor Devices Current Grade Distribution 0 2 4 6 8 % of Total 40 50 60 70 80 90 Overall A A - B + B C + C C - D B - Final Exam You may bring five sheets of notes both sides. Half of the exam will be on BJTs. There will be about 6 problems and 10 short answer questions. MAY 09 MON 11:00 AM-01:00 PM in S2 Room 143 Problems you should know how to solve 1. Semiconductor conduction problems to find conductivity and resistance of a specific specimen. 2. Calculate the I-V relation for a diode given its doping levels and size. 3. Calculate the current through a MOSFET given the physical parameters, threshold voltage, and drain to source voltage. 4. Calculate the MOSFET threshold voltage.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
BJT Problems you should be prepared to solve 1. Calculate I-V relation given physical parameters and bias condition. 2. Calculate gain 3. Calculate roll-off frequency. 4. Calculate depletion width and break down voltages. 5. Evaluate hybrid-pi parameters Problem Consider the inverter circuit shown to the right. Below is the input and output response. For the PMOS and NMOS devices shown, answer the questions on the next page. Problem (continued) a) is PMOS device an enhancement or depletion device? b) is NMOS device an enhancement or depletion device? c) Draw the circuit using themorespecific symbols given to the right. See the diagram on the next slide for how the substrate is connected. Problem (continued) p + p + p +
Background image of page 2
Problem Solution This circuit is typical of the output of most logic circuits where in the high state the upper transistor is completely conducting and the bottom transistor is biased off, and vice versa in the low state. a) The PMOS device must be an enhancement device so that when V in is at V DD (resulting in V GS =0) the PMOS transistor is biased off. Otherwise both transistors would be biased on and draw lots of current.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/30/2010 for the course EECE 332 taught by Professor Constable during the Spring '08 term at Binghamton University.

Page1 / 9

lecture37 - Lecture 37 Monday May 6 EE 332 Semiconductor...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online