tutLN4soln

tutLN4soln - FIT1001 Computer Architecture, Fetch-Execute...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: FIT1001 Computer Architecture, Fetch-Execute Solutions to FIT1001 Tutorials for LN4 Computer architecture, Fetch-execute cycle Exercise 1 Memory. How many bits would you need to address a 64 M 32 memory if 1. the memory is byte addressable? SOLUTION: there are 64M X 4 bytes which is 2 6 2 20 2 2 = 2 28 total addressable bytes, so 28 bits are needed. 2. the memory is word addressable? SOLUTION: 64M words which is 2 6 2 20 = 2 26 total addressable words, so 26 bits are needed. * Exercise 2 Memory. Assume a 2 30 byte memory. What are the lowest and highest addresses in memory, and how many wires would you need in an address bus, if the memory is 1. byte addressable? SOLUTION: Lowest = 0 Highest = 2 30- 1 There are 2 30 bytes, thus 30 bit address, 30 wires. 2. word addressable assuming a 16-bit word? SOLUTION: Lowest = 0 Highest = 2 29- 1 There are only 2 29 words, thus 29 bit address, 29 wires. 3. word addressable assuming a 32-bit word? SOLUTION: Lowest = 0 Highest = 2 28- 1 There are only 2 28 words, thus 28 bit address, 28 wires. Exercise 3 Buses. What is a multi-point bus? What is the main issue that needs to be addressed in a multi-point bus? SOLUTION: A multi-point bus is used by several devices (in contrast to a point-to-point bus, which is dedicated to two devices). The main issue to be addressed is that a protocol must be implemented to arbitrate between requests for the bus (e.g., master-slave protocol). 1 A 32-bit bus system operates at a frequency of 200MHz. 1. What is the theoretical throughput of the bus system? SOLUTION: Frequency = 200 MHz, thus 200 10 6 clock cycles per second. In each clock cycle, 32 bits = 4 bytes of data are transferred. Theoretical throughput: 200 10 6 4 = 800 10 6 bytes = 800 10 6 / 2 20 763 MB/s. 2. In modern architectures, more than one transfer can be performed in one cycle. If the above bus system can perform 4 transfers in one cycle, what is the theoretical throughput?...
View Full Document

Page1 / 6

tutLN4soln - FIT1001 Computer Architecture, Fetch-Execute...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online