sp10-lw-s2

sp10-lw-s2 - ECE 2030B 1:00pm 4 problems, 5 pages Problem 1...

This preview shows pages 1–3. Sign up to view the full content.

ECE 2030B 1:00pm Computer Engineering Spring 2010 4 problems, 5 pages Exam Two Solutions 10 March 2010 Problem 1 (3 parts, 22 points) Building Blocks Part A (6 points) Implement a 1 to 2 demultiplexor with pass gates and inverters. Be sure to label all inputs and outputs. Part B (8 points) Suppose the circuit below has the following input priority: I 2 > I 3 > I 0 > I 1 . Complete the truth table by filling in the input values that would produce the given outputs and derive a simplified expression for O 1 . I 3 I 2 I 1 I 0 O 1 O 0 I 3 I 2 I 1 I 0 V O 1 O 0 0 0 0 0 0 X X 0 0 x 1 1 0 0 0 0 1 0 1 0 1 x 1 x x 1 1 0 1 0 x x 1 1 1 O 1 = I 2 + I 3 Part C (8 points) Which building block does the following circuit implement? Label all inputs and outputs by filling in the squares. This implements a 4-to-1 mux . 1 2 to 4 decoder In 0 In 1 En Out 0 Out 1 Out 2 Out 3 A B C D Out S0 1 S1

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 2030B 1:00pm Computer Engineering Spring 2010 4 problems, 5 pages Exam Two Solutions 10 March 2010 Problem 2 (3 parts, 28 points) Number Systems
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/23/2010 for the course EE 2030 taught by Professor Wills during the Spring '10 term at Georgia Tech.

Page1 / 4

sp10-lw-s2 - ECE 2030B 1:00pm 4 problems, 5 pages Problem 1...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online