sp10-lw-e3 - ECE 2030 1:00pm 4 problems, 5 pages Computer...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 2030 1:00pm Computer Engineering Spring 2010 4 problems, 5 pages Exam Three 21 April 2010 Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate the pages of the exam. For maximum credit, show your work. Good Luck! Your Name ( please print ) ________________________________________________ 1 2 3 4 total 30 26 26 18 100 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 2030 1:00pm Computer Engineering Spring 2010 4 problems, 5 pages Exam Three 21 April 2010 Problem 1 (3 parts, 30 points) Memory Systems Part A (12 points) Consider a 1 Gbit DRAM chip organized as 128 million addresses of 8-bit words . Assume both the DRAM cell and the DRAM chip are square. The column number and offset concatenate to form the memory address. Using the organization approach discussed in class, answer the following questions about the chip. Express all answers in decimal (not powers of two) . total number of bits in address number of columns column decoder required ( n to m ) number of words per column type of mux required ( n to m ) number of address lines in column offset
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/23/2010 for the course EE 2030 taught by Professor Wills during the Spring '10 term at Georgia Institute of Technology.

Page1 / 5

sp10-lw-e3 - ECE 2030 1:00pm 4 problems, 5 pages Computer...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online