This preview shows pages 1–9. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: output will be 100 exOR 101 = 001. Design a minimized circuit and design your solution using only 2 input NAND gates and inverters. 6 5. Show the implementation of a 41 multiplexor using basic gates and/or transmission gates. Provide the truth table. 7 6. Design a circuit that will take in a 3bit number and produce a value of 1 if there is an even number of 1s in the input and a 0 if there is an odd number of 1s. You may use any design approach you wish. 8 7. Show the implementation of the following Boolean expression in the PLA below. BC A C B F 9 8. Fill in the t table for the following circuit....
View Full
Document
 Spring '10
 Wills

Click to edit the document details