Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
STUDENT NAME and NUMBER: (PLEASE PRINT CLEARLY) REMARKS: 1. All questions should be answered (in the space provided). 2. Books and notes may NOT be used, with the exception of one 8.5”x11” sheet of paper. DATE: September 21, 2000 TIME: 4:35 p.m. - 5:55 p.m. Marks: Total: Q1 Q2 Q3 Q4 v. 1.1 - 1 of 6 - Georgia Institute of Technology Department of Electrical and Computer Engineering Test #1 ECE2030: Introduction to Computer Engineering 1. SWITCH NETWORKS (MAX MARK: 25) a) Explain why a CMOS switch network contains both nMOS and pMOS transistors. b) Draw a transmission gate (pass gate) and explain how it works for its various inputs. /100+10 /25 /36 /37 /12
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE2030 Test #1 (continued) v. 1.1 - 2 of 6 - c) For each expression below, create a switch level implementation using CMOS technology with nMOS and pMOS transistors. Assume both inputs and their complements are available. Your design should con- tain no shorts or floats. Use as few transistors as possible, but do not simplify the expressions.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/23/2010 for the course EE 2030 taught by Professor Wills during the Spring '10 term at Georgia Institute of Technology.

Page1 / 6


This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online