Homework2

Homework2 - propagation delays for each of the six...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Homework 2 Due 4/21/09 ECE 165, Prof. Buckwalter 1 Problem 1. NAND and NOR gate design . A) Assume the NMOS width is twice the minimum size device. Draw an equivalent circuit for the NAND and NOR with appropriate resistances and capacitances. (5) B) For the NAND gate, draw equivalent circuits and calculate the propagation delay for each of the six transition conditions listed in the table below. Modify the circuit in A) for each of the six conditions. Assume t po = 16ps. (20) C) For the NOR gate, draw equivalent circuits and calculate the
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: propagation delays for each of the six transition conditions listed in the table below. (20) Table 1: Calculated Performance Summary NAND Condition t pHL t pLH NOR Condition t pHL t pLH A = B = 0 to 1 X A = B = 0 to 1 X A = 1, B = 0 to 1 X A = 0, B = 0 to 1 X A = 0 to 1, B = 1 X A = 0 to 1, B = 0 X A = B = 1 to 0 X A = B = 1 to 0 X A = 1, B = 1 to 0 X A = 0, B = 1 to 0 X A = 1 to 0, B = 1 X A = 1 to 0, B = 0 X...
View Full Document

Ask a homework question - tutors are online