Homework4

Homework4 - Homework 4 Due 6/02/09 Problem 1. Calculation...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Homework 4 Due 6/02/09 ECE 165, Prof. Buckwalter 1 Problem 1 . Calculation of Latch and Register Timing (60) A) Calculate the intrinsic delay for the inverter driving a transmission gate assuming both devices are minimum sized using the equivalent circuit above. Provide tplh and tphl values referenced to tpo. (15) The transmission gate can now be used to create a D-FF. Two latches are cascaded to make a D flip-flop. Two inverters provide the clk and clk bar signals. Consider these delays in the next cal- culations. B) Show the circuit path (inside of the latches) that determine the set-up and hold times. (5) C) Calculate in terms of tpo the set-up time. What is the set-up time if tpo=16ps (10)? D) Calculate the hold time in terms of tpo. What is the hold time if tpo=16ps (10)? E) Calculate the clk-to-q delay in terms of tpo and provide a value for tpo = 16ps. (10) F) Calculate the maximum divide frequency for the DFF. Does it match your simulations? (10)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Homework 4 Due 6/02/09 ECE 165, Prof. Buckwalter 2 Problem 2 . Pipelined Circuits. (15) In the following figure, a combinational network consisting
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/26/2010 for the course ECE ECE 165 taught by Professor Buckwalter during the Spring '09 term at UCSD.

Page1 / 3

Homework4 - Homework 4 Due 6/02/09 Problem 1. Calculation...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online