chapter11

chapter11 - Integrated Integrated Circuits Circuits A...

Info iconThis preview shows pages 1–15. Sign up to view the full content.

View Full Document Right Arrow Icon
EE141 1 © Digital Integrated Circuits 2nd Arithmetic Circuits Integrated Integrated Circuits Circuits A Design A Design Perspective Perspective Arithmetic Circuits Arithmetic Circuits Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic January, 2003
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 2 © Digital Integrated Circuits 2nd Arithmetic Circuits A Generic Digital Processor A Generic Digital Processor MEMORY DATAPATH CONTROL INPUT-OUTPUT
Background image of page 2
EE141 3 © Digital Integrated Circuits 2nd Arithmetic Circuits Building Blocks for Digital Architectures Arithmetic unit - Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.) Memory - RAM, ROM, Buffers, Shift registers Control - Finite state machine (PLA, random logic.) - Counters Interconnect - Switches - Arbiters - Bus
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 4 © Digital Integrated Circuits 2nd Arithmetic Circuits An Intel Microprocessor An Intel Microprocessor 9-1 Mux 5-1 Mux 2-1 Mux ck1 CARRYGEN SUMGEN + LU 1000um b s0 s1 g64 sum sumb LU : Logical Unit SUMSEL a to Cache node1 REG Itanium has 6 integer execution units like this
Background image of page 4
EE141 5 © Digital Integrated Circuits 2nd Arithmetic Circuits Bit-Sliced Design Bit-Sliced Design Bit 3 Bit 2 Bit 1 Bit 0 Register Adder Shifter Multiplexer Control Data-In Data-Out Tile identical processing elements
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 6 © Digital Integrated Circuits 2nd Arithmetic Circuits Bit-Sliced Datapath Bit-Sliced Datapath Adder stage 1 Wiring Adder stage 2 Wiring Adder stage 3 Bit slice 0 Bit slice 2 Bit slice 1 Bit slice 63 Sum Select Shifter Multiplexers Loopback Bus From register files / Cache / Bypass To register files / Cache
Background image of page 6
EE141 7 © Digital Integrated Circuits 2nd Arithmetic Circuits Itanium Integer Datapath Itanium Integer Datapath Fetzer, Orton, ISSCC’02
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 8 © Digital Integrated Circuits 2nd Arithmetic Circuits Adders Adders
Background image of page 8
EE141 9 © Digital Integrated Circuits 2nd Arithmetic Circuits Full-Adder Full-Adder A B Cout Sum Cin Full adder
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 10 © Digital Integrated Circuits 2nd Arithmetic Circuits The Binary Adder The Binary Adder S A B C i = A = BC i ABC i i i + + + C o AB i AC i + + = A B Cout Sum Cin Full adder
Background image of page 10
EE141 11 © Digital Integrated Circuits 2nd Arithmetic Circuits Express Sum and Carry as a function of Express Sum and Carry as a function of P, G, D P, G, D Define 3 new variable which ONLY depend on A, B Generate (G) = AB Propagate (P) = A B Delete = A B Can also derive expressions for S and C o based on D and P Propagate (P) = A + B Note that we will be sometimes using an alternate definition for
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 12 © Digital Integrated Circuits 2nd Arithmetic Circuits The Ripple-Carry Adder The Ripple-Carry Adder Worst case delay linear with the number of bits Goal: Make the fastest possible carry path circuit FA FA FA FA A 0 B 0 S 0 A 1 B 1 S 1 A 2 B 2 S 2 A 3 B 3 S 3 C i ,0 C o ,0 ( = C i ,1 ) C o ,1 C o ,2 t d = O( N ) t adder = ( N-1 ) t carry + t sum
Background image of page 12
EE141 13 © Digital Integrated Circuits 2nd Arithmetic Circuits Complimentary Static CMOS Full Adder Adder 28 Transistors A B B A C i C i A X V DD V DD A B C i B A B V DD A B C i C i A B A C i B C o V DD
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE141 14 © Digital Integrated Circuits 2nd Arithmetic Circuits Inversion Property Inversion Property A B S C o C i FA A B S C o C i FA
Background image of page 14
Image of page 15
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/26/2010 for the course ECE ECE 165 taught by Professor Buckwalter during the Spring '09 term at UCSD.

Page1 / 58

chapter11 - Integrated Integrated Circuits Circuits A...

This preview shows document pages 1 - 15. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online