LEC-12 - 12 Finite State Machines II 3/22/2010 Finite State...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
12 Finite State Machines II 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 1 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 1 Finite State Machines II Prof. Ken Short 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 2 Inhibit Logic Example ± Usually, it is necessary to “double buffer” the output of a counter so that its value can be “read on the fly.” For example, if a 12 bit counter is to be read its contents may change during the time it takes to read them ± If the counter’s output were read directly, and the read operation occurred while the the counter were in the process of changing value, the value read would be incorrect. ± If a 12-bit counter’s output is to be read by a microprocessor with an 8-bit data bus, the 12-bit value must be read a byte at a time. This requires the microprocessor to execute two read bus cycles. This additional time to read the counter’s contents increases the likelihood of reading an incorrect value, if the counter’s output is not double buffered
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12 Finite State Machines II 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 2 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 3 Inhibit Logic Block Diagram Counter Buffer Register Mux Three- State Output Buffer Inhibit Logic FSM cnt_enble up D7-D0 clk rst_bar clk rst_bar clk rst_bar sel oe_bar inhibit 12 4 8 88 0 1 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 4 Inhibit Logic State Diagram reset_bar = '0' inhibit = '0' inhibit = '1' inhibit = '1' oe_bar = '1' oe_bar = '1' sel = '0' and oe_bar = '0' sel = '0' or (sel = '1' and oe_bar = '0') sel = '1' and oe_bar = '0' sel = '0' and oe_bar = '0' sel = '1' and oe_bar = '0' idle byte1 byte2
Background image of page 2
12 Finite State Machines II 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 3 3/22/2010 © Copyright 2003, 2006 Kenneth L. Short 5 Inhibit Logic Code library ieee; use ieee.std_logic_1164. all ; entity inhibit_fsm is port ( rst_bar: in std_logic; clk:
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 08/30/2010 for the course ESE 382 taught by Professor Short during the Spring '10 term at SUNY Stony Brook.

Page1 / 9

LEC-12 - 12 Finite State Machines II 3/22/2010 Finite State...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online