LEC-08 - 08 Combinational Testbenches Testbenches for...

Info icon This preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
08 Combinational Testbenches 3/9/2010 © Copyright Kenneth Short 2003, 2006 1 3/9/2010 © Copyright Kenneth Short 2003, 2006 1 Testbenches for Combinational Systems Prof. Ken Short 3/9/2010 © Copyright Kenneth Short 2003, 2006 2 VHDL Testbenches With VHDL you use the same language used to write a design description to write a test bench program. A testbench is a top-level design entity that has a mixed architecture. The description to be verified is instantiated as a component in the test bench’s architecture
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon