This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: ECE 108 Qurz #2 Wednesday,May 2 Spring 2007 You are reminded that academic dishonesty will NOT be tolerated. You have 50 minutes to complete the quiz. This is a closed book exam. No reference material of anv kind can be used. Question Your points Out of I 10 2 10 Total 20 Name Solu l-;on Student ID Signature Useful relations i-r sr:s,(*) ilh y x j : t b j l. (10 points) For the CMOS combinational logic circuit below, assume that (a) the threshold voltageof thenMOstransistorsis Vl andthatof thepMOSis l%1, O)A: D: I andB:0 initially, and (c) the capacitance C, is fully charged. (a) (zpoints) Determine the logic function implemented. (b) (4 points) Consider the following two sequences of events. i . A I @ t : 0 f o l l o w e d b y - 4 t @ t : 1 0 n s ( w h i l e B : 0 a n d D : I ) i i . , J @ t : 0 f o l l o w e d b y D I @ t : 1 0 n s ( w h i l e B : 0 a n d A : l ) What are the voltage levels at node n @ t : 5 ns for both cases? Assuming that the propagation delay tppg.is defined as the delay from the last input transition to Y propagation delay tppg....
View Full Document
- Spring '09
- Trigraph, Logic gate, academic ishonesty ill, CMOS combinational logic, kind canbe used.