# chap09 - F = BD + BC + ACD + A’CD’ When AD = 00 F = BC...

This preview shows pages 1–4. Sign up to view the full content.

Last updated: 10/6/2006 ECEn/CS 224 Chapter 9 Homework Solutions 9.1 Implement an 8:1 MUX out of 4:1 MUX blocks. One example is shown below. Other solutions are possible. 9.2 For the following few problems consider the following function: F(A,B,C,D) = Σ m(2,5,6,7,11,13,14,15) Use a 2:1 MUX (A as the MUX select signal) to implement the function this function. AB CD 00 01 11 10 00 01 1 1 11 1 1 1 10 1 1 1 F = BD + BC + ACD + A’CD’ I0 I1 I2 I3 sel out I0 I1 I2 I3 sel out I0 I1 I2 I3 sel out In0 In1 In2 In3 In4 In5 In6 In7 S 1 S 0 2 S 1 S 0 2 S 2 S 2 2

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Last updated: 10/6/2006 When A = 0 F = BD + BC + CD’ = BD + CD’ (Consensus theorem) When A = 1 F = BD + BC + CD 9.2 Use a 2:1 MUX (D as the MUX select signal) to implement the function from above. F = BD + BC + ACD + A’CD’ When D = 0 F = BC + A’C When D = 1 F = B + BC + AC = B + AC 9.3 Use a 4:1 MUX (AD as the MUX select signals) to implement the function from above.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: F = BD + BC + ACD + A’CD’ When AD = 00 F = BC + C = C When AD = 01 F = B + BC = B When AD = 10 F = BC When AD = 11 F = B + BC + C = B + C I0 I1 out sel A BD + CD ’ BD + BC + CD F I0 I1 out sel D BC + A ’ C B + AC F I0 I1 I2 I3 sel out C B BC B+C 2 F AD Last updated: 10/6/2006 9.6 Use a 4:16 decoder and some gates to implement the function from above. F = BD + BC + ACD + A’CD’ 9.8 Draw the gate level schematic for a 3:8 decoder. A ’ B ’ C ’ A ’ B ’ C ’ A ’ B ’ C A ’ B ’ C A ’ BC ’ A ’ BC ’ A ’ BC A ’ BC AB ’ C ’ AB ’ C ’ AB ’ C AB ’ C ABC ’ ABC ’ ABCD ABC A B C D 4:16 Decode F A ’ B ’ C ’ A ’ B ’ C A ’ BC ’ A ’ BC AB ’ C ’ AB ’ C ABC ’ ABC A B C Last updated: 10/6/2006 9.10 Show how to build an 8:1 MUX out of a 3:8 decoder, some AND gates, and a single OR gate. 3:8 Decode I 0 I 1 I 2 I 3 I 4 I 5 I 6 I 7 S 2 S 1 S 0 F...
View Full Document

## This note was uploaded on 09/02/2010 for the course ELECTRICAL 360 taught by Professor Schultz during the Spring '10 term at BYU.

### Page1 / 4

chap09 - F = BD + BC + ACD + A’CD’ When AD = 00 F = BC...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online