lc3_control - this table . Hints a. Generate a signal...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Last updated: 11/5/2006 ECEn/CS 224 LC-3 Control Homework Solutions 1. Create a transition table for the states of the LC3 processor. Your transition table should include the fetch0, fetch1, fetch2, decode states as well as any states necessary to support the following instructions: ADD, AND, NOT, BR, JMP, JSR, JSRR, RET, LD, LDI, LDR, LEA, ST, STI, and STR. Use the following blank LC3 transition table template for your work. You will need two pages for the complete transition table. An example of the transition table for the fetch0, fetch1, and fetch2 states are shown in
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: this table . Hints a. Generate a signal called TB (Take Branch) to indicate when a conditional branch statement will result in an actual branch. TB = (NIR[11]) + (ZIR[10]) + (PIR[9]) Use this signal to control the ldPC signal when executing a conditional branch. b. The IR[11] signal is used to distinguish between JSR and JSRR instructions. c. The SR1, SR2, and DR addresses should always be assigned one of the following values: "xxx", IR[11:9], IR[8:6], IR[2:0], or "111". The resulting transition table is shown on the following pages. Last updated: 11/5/2006...
View Full Document

Page1 / 2

lc3_control - this table . Hints a. Generate a signal...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online