This preview shows page 1. Sign up to view the full content.
Unformatted text preview: e memory hierarchy. from higher to lower levels. At the highest level (L0) are a small number of fast CPU registers that the CPU can access in a single clock cycle. Next are one or more small to moderate-sized SRAM-based cache memories that can be accessed in a few CPU clock cycles. These are followed by a large DRAM-based main memory that can be accessed in tens to hundreds of clock cycles. Next are slow but enormous local disks. Finally, some systems even include an additional level of disks on remote servers that can be accessed over a network. For example, distributed ﬁle systems such as the Andrew File System (AFS) or the Network File System (NFS) allow a program to access ﬁles that are stored on remote network-connected servers. Similarly, the World Wide Web allows programs to access remote ﬁles stored on Web servers anywhere in the world.
Aside: Other memory hierarchies. We have shown you one example of a memory hierarchy, but other combinations are possible, and indeed common. For e...
View Full Document
This note was uploaded on 09/02/2010 for the course ELECTRICAL 360 taught by Professor Schultz during the Spring '10 term at BYU.
- Spring '10
- The American