This preview shows page 1. Sign up to view the full content.
Unformatted text preview: ches in the Pentium (including the TLBs) are four-way set associative. The TLBs cache 32-bit page table entries. The instruction TLB caches PTEs for the virtual addresses generated by the instruction fetch unit. The data TLB caches PTEs for the virtual instructions generated by instructions. The instruction TLB has 32 entries. The data TLB has 64 entries. The page size can be conﬁgured at start-up time as either 4 KB or 4 MB. Linux running on a Pentium uses 4-KB pages. The L1 and L2 caches have 32-byte blocks. Each L1 caches is 16 KB in size and has 128 sets, each of which contains four lines. The L2 cache size can vary from a minimum of 128 KB to a maximum of 2 MB. A typical size is 512 KB. 10.7.1 Pentium Address Translation
This section discusses the address translation process on the Pentium. For your reference, Figure 10.23 summarizes the entire process, from the time the CPU generates a virtual address until a data word arrives 10.7. CASE STUDY: THE PENTIUM/LINUX MEMORY SYSTEM 509 DRAM external I/O bus L2 cache cache bus
bus interface u...
View Full Document
- Spring '10
- The American