Impact of cache size on the one hand a larger cache

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: cache line. set 0 1 2 3 valid 1 0 1 0 tag 0 1 block[0] m[0] m[12] block[1] m[1] m[13] 4. Read word at address 8. This is a miss. The cache line in set 0 is indeed valid, but the tags do not match. The cache loads block 4 into set 0 (replacing the line that was there from the read of address 0) and returns m[8] from block[0] of the new cache line. set 0 1 2 3 valid 1 0 1 0 tag 1 1 block[0] m[8] m[12] block[1] m[9] m[13] 5. Read word at address 0. This is another miss, due to the unfortunate fact that we just replaced block 0 during the previous reference to address 8. This kind of miss, where we have plenty of room in the cache but keep alternating references to blocks that map to the same set, is an example of a conflict miss. 6.4. CACHE MEMORIES set 0 1 2 3 valid 1 0 1 0 tag 0 1 block[0] m[0] m[12] block[1] m[1] m[13] 311 Conflict Misses in Direct-Mapped Caches Conflict misses are common in real programs and can cause baffling performance problems. Conflict misses in direct-mapped cache...
View Full Document

Ask a homework question - tutors are online