This preview shows page 1. Sign up to view the full content.
Unformatted text preview: ds of bytes and can be accessed nearly as fast as the register ﬁle. A larger L2 cache with hundreds of thousands to millions of bytes is connected to the processor by a special bus. It might take 5 times longer for the process to access the L2 cache than the L1 cache, but this is still 5 to 10 times faster than accessing the main memory. The L1 and L2 caches are implemented with a hardware technology known as Static Random Access Memory (SRAM). One of the most important lessons in this book is that application programmers who are aware of caches can exploit them to improve the performance of their programs by an order of magnitude. We will learn more about these important devices and how to exploit them in Chapter 6. 1.6 Storage Devices Form a Hierarchy
This notion of inserting a smaller, faster storage device (e.g. an SRAM cache) between the processor and a larger slower device (e.g., main memory) turns out to be a general idea. In fact, the storage devices in 1.7. THE OPERATING SYSTEM MANAGES THE HARDWARE 11 ev...
View Full Document
- Spring '10
- The American