lec15 - ECE 3060 VLSI and Advanced Digital Design Lecture...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 3060 VLSI and Advanced Digital Design Lecture 15 Multiple-Level Logic Minimization
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Outline • Multi-level circuit representations • Minimization methods – goals: area, delay, power – algorithms: algebraic, boolean – rule-based methods • Examples of transformations • Boolean and algebraic models Disclaimer: lecture notes based on originals by Giovanni De Micheli
Background image of page 2
Motivation • Multiple level networks – Semi-custom libraries – Advantages of gates versus macros (PLA) 8 more flexible 8 better performance •might want to minimize certain paths • Applicable to a variety of designs
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Circuit modeling • Logic network – interconnection of logic functions – hybrid structural/behavioral model • Bound (mapped) gates – interconnection of logic gates – structural model
Background image of page 4
Example of a bound network
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Logic equations of example 8 p = ce + de 8 q = a + b 8 r = p + a’ 8 s = r + b’ 8 t = ac + ad + bc + bd + e 8 u = q’c + qc’ + qc 8 v = a’d + bd + c’d + ae’ 8 w = v 8 x = s 8 y = t 8 z = u
Background image of page 6
Example of network
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Example circuit output function a’d + bd + c’d + ae’ a' + b' + ce + de ac + ad + bc + bd + e a + b + c w x y z
Background image of page 8
Network optimization • Minimize area (power) estimate – subject to delay constraints • Minimize maximum delay – subject to area (power) constraints • Maximize testability • Minimize power
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Estimation • Area: – number of literals 8 in MOS, # literals = # poly strips – number of functions/gates • Delay: – number of stages 8 most often used metric – refined gate delay models – sensitizable paths 8 paths for which there are conditions under which a signal propagates through the path
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 36

lec15 - ECE 3060 VLSI and Advanced Digital Design Lecture...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online