1 EE 357 Homework 2 Solutions Fall 2009 NazarianAssigned Friday, Sep. 18 Due: Friday, Sep. 25 at 1pm (RTH109) Score: ________Instruction Set Architecture 1.a.T / F: Instruction Set Architecture must define HW implementation details like clock speed. b.T / F: Generally speaking, an ISA using one-operand instructions will require fewer instructions to perform a specified operation than a 2 or 3-operand format. c.T / F: Instruction Set Architecture really cannot affect the performance of a program’s execution? 2.Processor Address Bus Width Maximum Amount of Mem. Intel Pentium 4 36 ___64____ K / M / G/ T Intel 80486 32 ___4____ K / M / G/ T Intel 8086 20 ___1____ K / M/ G / T
This preview has intentionally blurred sections.
Sign up to view the full version.