hw1 - TTL data book – Fan-out – Propagation delay –...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
The Hong Kong University of Science and Technology Department of Electronic and Computer Engineering ELEC151 – Digital Circuit and Systems Homework 1 Issue Date: 12-09-2008 Due Date: 19-09-2008 5:00pm *** Except the parts require computer plot, you need to do the homework by hand . *** Please put your assignment into the collection boxes labeled “ELEC151” outside the ECE Departmental General Office, 2 nd Floor, near Lift 25-26 (Outside Rm. 2513). 1. Represent a full adder by (Design Representation) Truth table Boolean equations (Boolean algebra) Logic Gates Waveform (ignore the propagation delay) 2. Find the following for a TTL 2-input OR gate from the on-line
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: TTL data book – Fan-out – Propagation delay – Noise margin – Power dissipation 3. Waveform of 3-input AND and OR gates Assume a 3-input AND gate with output F and a 3-input OR gate with output G. Inputs are A, B, and C. Assume that there is no propagation delay, show the signals (by means of a timing diagram similar to Lecture notes No. 1-12) of the outputs F and G as functions of the three inputs ABC. Use all possible combinations of ABC. 4. 4-input NAND and NOR gates (a) Show the circuit of a four-input NAND gate using CMOS transistors. (b) Repeat for a four-input NOR gate....
View Full Document

Page1 / 2

hw1 - TTL data book – Fan-out – Propagation delay –...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online