hw1_sol_new

hw1_sol_new - ELEC151 – Homework Solution #1 1. Represent...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ELEC151 – Homework Solution #1 1. Represent a full adder a) Truth table: A B Cin Cout Sum 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Sum=A’B’Cin+A’BCin’+AB’Cin’+ABCin Cout=A’BCin+AB’Cin+ABCin’+ABCin (may reduce the complexity of the equation) =A’BCin+AB’Cin+(ABCin’+ABCin)+ABCin =A’BCin+(AB’Cin+ABCin)+AB =A’BCin+ABCin+ACin+AB =ACin+BCin+AB b) Boolean expressions (Boolean algebra): c) Logic gates: d) Waveform (ignore propagation delay): A B Cin Sum Cout 2. Find the following for a TTL 2-input OR gate (74LS32). 1) Fan-out 2) Propagation delay ns t t Delay AV AV PHL PLH 22 2 22 22 2 = + = + = 4 20 } 20 , 20 min{ 4 . 8 , 20 4 . min , min 7 . 2 , ) 4 } 20 , 4 min{ 4 . 8 , 1 . 4 . min , min 7 , ) max max max max max max max max = ∴ = =       =       = = = = =       =       = = = Fanout mA mA A mA I I I I Fanout V V MAX V b mA mA mA mA I I I I Fanout V V MAX V a IL OL IH OH in CC IL OL IH OH in...
View Full Document

This note was uploaded on 09/16/2010 for the course ELEC 151 taught by Professor Cy during the Spring '10 term at HKUST.

Page1 / 5

hw1_sol_new - ELEC151 – Homework Solution #1 1. Represent...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online