lab6 - THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Page 1 of 3 THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY Department of Electronic and Computer Engineering ELEC 151 Laboratory 6-1 / 6-2 Finite State Machine I/II Project: Sequence Detector Objectives: Design and implementation of a Sequence Detector using the finite state machine concept and PLD implementation (use VHDL design entry) Pre-lab Instructions: For the first week: PLD design : 1. Write the codes for the VHDL file to implement the sequence detector in a GAL20V8A. 2. Refer to the specifications of the circuit as stated on page 2 of this manual. 3. Use the OrCAD PLD software to simulate your design and check that it is functioning as desired. Print out the VHDL file, the Testbench file, the LST file and the simulation waveforms to be used in your formal report to be handled in the second week. 4. Draw the circuit to be tested (which includes the pin numbers assigned in the GAL). Include it in your formal report.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 09/16/2010 for the course ELEC 151 taught by Professor Cy during the Spring '10 term at HKUST.

Page1 / 3

lab6 - THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online