tutorial9_4 - Elec 151 Tutorial#9 Lab 5_1 ORCAD PLD Tools...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 Outline : • Lab 5_1: Orcad PLD Tools using VHDL design entry - PLD - PAL - VHDL - VHDL Examples Elec Elec 151 Tutorial #9 151 Tutorial #9 2 Design and Implementation using PLD Fill in the True Table Understand the design Use K-MAP Find out the simplified Boolean expressions Output = f (Inputs) * Circuit design & Implementation (Lab 5_1) : Convert the expressions into Logic Gates, represent the circuit using VHDL file and fit them into a PLD (use ORCAD PLD) * Physical Implementation (Lab 5_2) : Program the PLD and test it Design flow * denotes new steps Lab 5_1: ORCAD PLD Tools using VHDL design entry 3 Programmable Logic Devices (PLD) PLD : General purpose IC’s that can be customized to implement specific complex functions in a very little space (reducing the component count). Customization : Is done by programming (by blowing internal fuses to achieve desired function) Reduction of component count & space : Is achieved by using an array of AND and OR (or NOR and NAND). Types of PLD : PROM (Programmable Read-Only Memory) PLA (Programmable Logic Array) PAL (Programmable Array Logic) GAL (Generic Array Logic): reprogrammable PLD, used in the lab. 4 Where: denotes “a fuse that can be blown” denotes “a predetermined connection” PAL commonly used notation (shown before programming) A B C F 0 F 1 F 2 F 3 Shows all possible connections between inputs and gates prewired at the factory. See : (i) Programmable AND array , but constrained (fixed) OR array ! (ii) Also : There is no fuse in OR array!
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
5 AB C A F + = _ 1 AB C B F + = _ _ 2 A C B F + = _ 3 _ _ 0 C B A F + = Where: denotes “a fuse” denotes “a predetermined connection” …PAL commonly used notation (shown after programming) A B C AB C B _ _ C A _ _ C B A F 0 F 1 F 2 F 3 _ _ C B AB A 0 0 6 e.g. GAL20V8 Also There can be feedbacks from outputs 7 Pre-Lab (i) Read through the lab outline carefully. (ii) Pre-Lab 1 : Do part D) for the implementation of a 2-Bit Adder in a GAL20V8A ( just following the implementation procedures (steps 1) to 6)). Everything is given.
Image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.
  • Spring '10
  • cy
  • Electronic design automation, Programmable logic device, Hardware description language, Programmable Array Logic, OrCAD Express

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern