{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

DerekChiou_EE360N_Spring2010_Lecture6

DerekChiou_EE360N_Spring2010_Lecture6 - Lecture 6 Memory...

Info icon This preview shows pages 1–15. Sign up to view the full content.

View Full Document Right Arrow Icon
Lecture 6: Memory Part II Prof. Derek Chiou University of Texas at Austin © Derek Chiou 1
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Announcements z I will be out of town Feb 22 nd and Feb 23 rd z Class will be taught by Prof. Mattan Erez on the 22 nd z No office hours Monday/Tuesday, make appointment if you want to meet with me later in the week © Derek Chiou: EE360N: Lecture 6 2 2/8/2010
Image of page 2
Test of size Recap & Outline DO PROBLEM 9 z Recap z SRAM/DRAM z Started on using memory z Outline z Finish using memory z Interleaving z Start Caching (if we have time) © Derek Chiou: EE360N: Lecture 6 3 2/8/2010
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Memory Layout Across One Chip 16b 8 3b address 16 © Derek Chiou: EE360N: Lecture 6 4 2/8/2010
Image of page 4
Test of size Memory Layout Across Two Chips 16b 8 3b address High Low 8 8 © Derek Chiou: EE360N: Lecture 6 5 2/8/2010
Image of page 5

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Memory Layout Across Four Chips 16b 8 3b address [15: 12] [7:4] [11:8] [3:0] 4 © Derek Chiou: EE360N: Lecture 6 6 2/8/2010
Image of page 6
Test of size Memories of Specific Generation store the same number of bits z Capacity = Height * Width * #Banks z SDRAM (1Gb) z 32M x 4 x 8 banks z 16M x 8 x 8 banks 8M 16 8 banks z 8M x 16 x 8 banks z As RAM output gets wider, RAM height gets shorter z Same number of bits per RAM! 32M 16M 8M © Derek Chiou: EE360N: Lecture 6 7 x4 x8 x16 2/8/2010
Image of page 7

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Narrower RAMs Enable Greater Capacity Given Constant Total Width 4 4 4 4 32M x 4 32M x 4 32M x 4 32M x 4 8M x 16 3 3 3 3 © Derek Chiou: EE360N: Lecture 6 8 2/8/2010
Image of page 8
Test of size What If You Want More RAM Capacity? Go to smaller width RAMs x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 x1 Any problems? Additional capabilities? © Derek Chiou: EE360N: Lecture 6 9 2/8/2010
Image of page 9

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size More Memory MAR 0 l i logic x8 x8 addr CE CE WE WE x8 x8 CE CE WE WE 8 8 8 8 A P bl ? © Derek Chiou: EE360N: Lecture 6 10 Any Problems? 2/8/2010
Image of page 10
Test of size Improved Performance? MAR 0 l i 1 logic x8 x8 addr CE CE WE WE x8 x8 CE CE WE WE 8 8 8 8 Outstanding requests to both channels simultaneously! © Derek Chiou: EE360N: Lecture 6 12 2/8/2010
Image of page 11

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Improving Memory Throughput/Bandwidth using Interleaving/Banking DO PROBLEM 10 z Latency z How long does it take to get from here to there How long does it take to get from here to there z and, maybe, back again z Throughput/Bandwidth H thi b d i it f ti z How many things can be done in some unit of time z Memory has long latency and relatively throughput z Early memory accesses could not be pipelined z when servicing one operation, others must wait z How can throughput be increased? z Interleaving/Banking z Banks now called channels because DRAM has banks internally © Derek Chiou: EE360N: Lecture 6 13 z RDRAM 2/8/2010
Image of page 12
Test of size Example: Banking in Cray-1 Example: Banking in Cray 1 Bank 0 Bank 1 Bank 2 Bank 15 MDR MAR MDR MAR MDR MAR MDR MAR Data bus Address bus CPU © Derek Chiou: EE360N: Lecture 6 14 2/8/2010
Image of page 13

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Test of size Cray-1 Banking Cray 1 Banking z CPU cycle = 12.5ns Memory cycle = 50ns z z If a memory bank conflict occurs, conflicting access and all operations behind it must wait for bank to and all operations behind it must wait for bank to become free z At most 4 banks used as once z Why 16 banks?
Image of page 14
Image of page 15
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern