24 SEMICONDUCTOR MEMORIES - SEMICONDUCTOR SEMICONDUCTOR...

Info iconThis preview shows pages 1–14. Sign up to view the full content.

View Full Document Right Arrow Icon
SEMICONDUCTOR SEMICONDUCTOR MEMORIES MEMORIES
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Semiconductor Memory Classification Read-Write Memory Volatile Read-Write Memory Non-Volatile Read-Only Memory Non-Volatile EPROM E 2 PROM FLASH Random Access Non-Random Access SRAM DRAM Mask-Programmed Programmable (PROM) FIFO Shift Register CAM LIFO
Background image of page 2
Random Access Memory Array Organization
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
MEMORY CHIP INTERFACE CIRCUITS ± Logic levels of the memory system board (eg.TTL) and those of the memory chip are different. ± Memory interface circuits are required to convert logic levels ± Input/Out buffers Ciruits
Background image of page 4
Memory Architecture: Decoders Word 0 Word 1 Word 2 Word N-2 Word N-1 Storage cell M bits M bits S 0 S 1 S 2 S N-2 A 0 A 1 A K-1 K = log 2 N S N-1 Word 0 Word 1 Word 2 Word N-2 Word N-1 Storage cell S 0 Input-Output ( M bits) Input-Output ( M bits)
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Array-Structured Memory Architecture Row Decoder Bit line 2 L 2 K Word line A K A K 11 A L 21 A 0 M. 2 K A K Sense amplifiers / Drivers Column decoder Input-Output ( M bits) Storage cell Amplify swing to rail-to-rail amplitude Clock-signals, R/W control Selects appropriate word
Background image of page 6
2 X 4 line decoder
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
HM6116 SRAM (2K X 8)
Background image of page 8
Memory Array of 128 x 128
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
ORGANIZATION OF ROW
Background image of page 10
COLUMN DECODER LOGIC No of Segments=8 No of bits per segment=16 Block 1 contains MSB of all 16 logical words
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
decoder mux/demux address data
Background image of page 12
mux/demux data A 3 A 3 ’A 2 A 2 decoder A 3 A 2 00 01 10 11
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 14
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 43

24 SEMICONDUCTOR MEMORIES - SEMICONDUCTOR SEMICONDUCTOR...

This preview shows document pages 1 - 14. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online