25 nitin memoryflash - Nitin Chaturvedi Non-volatile...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
NitinChaturvedi
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Non-volatile memories what are NVM method of operation EPROM, EEPROM, and Flash Reliability concerns retention endurance Scaling
Background image of page 2
A non-volatile memory is a memory that can hold its information without the need for an external voltage supply. The data can be electrically cleared and rewritten Examples: Magnetic Core Hard-disk OTP: one-time programmable (diodes/fuses) EPROM: electrically programmable ROM EEPROM: electrically erasable and programmable ROM Flash
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
SRAM DRAM ROM EPROM PROM EEPROM FLASH EEPROM Volatile memories Lose data when power down Non-volatile memories Keep data without power supply
Background image of page 4
Floating gate memories
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
+ + + + + + + + accumulation - - - - depletion - - - - - - - - - - inversion
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Free electron Free hole NMOS + + + PMOS - - - Conducts at +V GB NMOS + PMOS = CMOS Conducts at -V GB
Background image of page 8
9 PROM : Programmable ROM It can be programmed (written to) only once via a PROM programmer EPROM : Erasable Programmable ROM The first device the 1702 introduced by Intel in 1971. It can be erased with an ultraviolet light and then rewritten via a EPROM programmer
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
10 c o n t r o l g a t e s o u r c e d r a i n ( a ) S t a n d a r d M O S t r a n s i s t o r S i l i c o n
Background image of page 10
Floating gate Source Substrate Gate Drain n + n +_ p t ox t ox Device cross-section Schematic symbol G S D NitinChaturvedi Same architecture as ROM structures
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 33

25 nitin memoryflash - Nitin Chaturvedi Non-volatile...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online