arithmatic Circuits I

# arithmatic Circuits I - Arithmetic Circuits Binary Full...

This preview shows pages 1–7. Sign up to view the full content.

Arithmetic Circuits

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Binary Full Adder A B C i S C o Carry Status 00000 delete 00110 delete 01010 propagate 01101 propagate 10010 propagate 10101 Gene/propa 11001 Gene/propa 11111 Gene/propa
S = A EXOR B EXOR C i C o = AB + BC + C i A C 0 = AB + BC i + AC i S = ABC i + C 0 (A+B+C i )

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
NMOS and PMOS transistors connected to Ci are placed close to output of the gate. - transistors on the critical path should be placed as close as possible to the output of the gate. - For instance in stage k of the adder, signals Ak and Bk are available and stable long before Ci,k(=Co,k-1) arrives rippling through previous stages. Thus capacitances of the in the transistor chain are precharged or discharged in advance. On arrival of Ci,k the capacitance at node X has to be (dis)charged Putting Ci,k transistors close to GND and VDD would require not only (dis)charging of the capacitances of node X but also internal capacitances.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Inverting all inputs to a full adder results in inverted values for outputs.
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 09/24/2010 for the course EEE MEL G621 taught by Professor Gurunarayanan during the Fall '08 term at Birla Institute of Technology & Science, Pilani - Hyderabad.

### Page1 / 24

arithmatic Circuits I - Arithmetic Circuits Binary Full...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online