Dynamic LOG Ckts.II - Dynamic CMOS Circuits Static CMOS...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Dynamic CMOS Circuits Static CMOS CMOS transmission gates Static CMOS gates used for implementing the functions CMOS transmission gates used for transferring the output levels of one stage to the input of the next stage. Each transmission gate controlled by a clock signal and its compliment. Operation relies on charge stored in the parasitic input capacitance Basic building block of CMOS transmission gate shift register CMOS inverter driven by CMOS transmission gates Low on resistance of CMOS transmission gate usually results in smaller transmission time compared to nMOS only switches. No threshold voltage drop across CMOS transmission gate. Single phase CMOS transmission gate dynamic shift register Dynamic CMOS logic for a complex function The circuit operation based on precharging the output node capacitance and subsequently evaluating the output level to the applied inputs. Both these operations are scheduled by single clock signals which drives one nMOS and one pMOS transistor in each dynamic stage . When the clock signal is low (precharge phase),...
View Full Document

This note was uploaded on 09/24/2010 for the course EEE MEL G621 taught by Professor Gurunarayanan during the Fall '08 term at Birla Institute of Technology & Science, Pilani - Hyderabad.

Page1 / 29

Dynamic LOG Ckts.II - Dynamic CMOS Circuits Static CMOS...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online