{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Dynamic Logic- III - Domino CMOS limitations only non...

Info icon This preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
Image of page 3

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Domino CMOS – limitations. - only non – inverting structures can be implemented. - Charge sharing between dynamic stage output node and intermediate nodes of nMOS block during evaluation phase.
Image of page 4
C2 comparable in size with C1. Assume all inputs are low initially and C2 has an initial value of ‘0’. During precharge phase C1 charged to VDD. When input of upper nMOS makes a ‘0’ – ‘1’ transition in evaluation phase charge stored in C1 shared by C2, the output voltage after charge sharing becomes VDD/(1+C2/C1). If C2 = C1 voltage becomes VDD/2. Important to have C2 much smaller than C1.
Image of page 5

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
A weak pMOS (smaller W/L) device in feedback used to prevent loss of output voltage. Weak pMOS turned on only when the precharge node is kept high.
Image of page 6