PLDs and FPGAs - Shifter Barrel Shifter Array based...

Info iconThis preview shows pages 1–20. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Shifter Barrel Shifter Array based implementation Approaches Batches of wafers containing arrays of primitive cells or transistors are manufactured. To transform these uncommitted wafers into an actual design, only the desired interconnections have to be added, determining the overall functioning of the chip with only a few metallization steps. This approach is called Gate array or the sea of gates. READ ONLY MEMORY A Memory Device in which permanent binary Information is stored Used to implement combinational circuits or store binary information ROM includes both decoders and OR gates within single IC PROM chip produced with all transistors connected such that memory bit position is normally active high. When a decoder line becomes active, all connected NMOS transistors are turned ON, pulling those bit positions to 0, resulting in a 1 from each tri-state driver. A bit position is programmed when a fusible link is blown disconnecting that bit position. Disconnected bit positions remain at 1. IF all bit positions in an OR column disconnected by programming, the output is 0 from the tri-state driver. PROM programmed with a PROM Programmer. Boolean Function Implementation V0 = ∑ ( 4, 6, 7) V1 = ∑ ( 2, 6, 7) V2 = ∑ ( 1,2,3,4) PROM Implementation of a 2-bit comparator ROM implementation of Boolean function ( output is square of input) The dimensions of a PLA specified by n x p x m n - No of inputs p - No of product terms m - No of outputs Magnitude of p set by PLA manufacturer based on expected user needs usually much smaller than 2 n , the decoder output of a ROM Commercial PLAs have inputs ranging in number from 8 to 16, with 20 to 60 addressable p-terms and up-to 10 output lines. A given p-term row can be active, P i (H) = 1, iff all NMOS switches on the AND side are either disconnected or turned OFF....
View Full Document

Page1 / 67

PLDs and FPGAs - Shifter Barrel Shifter Array based...

This preview shows document pages 1 - 20. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online