ps5 - MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J / ESD.63J Control of Manufacturing Processes (SMA 6303) Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . Massachusetts Institute of Technology Department of Mechanical Engineering Department of Electrical Engineering and Computer Science 2.830J/6.780J Control of Manufacturing Processes Spring 2008 Assignment 5 Out 3/11/2008; due Thursday 3/20/2008 Part 1 May and Spanos problems 5.4, 5.5, 5.7, and 5.8 Part 2 Static random access memory (SRAM) cache blocks form a crucial part of many integrated circuits, including the processors used in personal computers. Illustrated on the next page is a very simple memory block composed of an array of 256256 cells, each cell capable of storing one bit of data (abstractly, a 1 or a 0). To retrieve a particular 256-bit word of data from the block, a signal is sent to one row of the array, causing each cell in that row to be...
View Full Document

This note was uploaded on 09/24/2010 for the course MECHE 2.830J taught by Professor Davidhardt during the Spring '08 term at MIT.

Page1 / 3

ps5 - MIT OpenCourseWare http://ocw.mit.edu 2.830J / 6.780J...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online