This preview shows pages 1–4. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: t = t 1 , transistor Q 1 is turned on; this causes i d ( t ) to decrease with slope – nV g / L ± . Diode D 2 continues conducting when i d ( t ) passes through 0 at t = t 2 . At time t = t 3 , the diode D 2 stored charge has been removed, and this diode becomes reversebiased. Since i ± ( t 3 ) is not equal to I F , the tank circuit formed by the leakage inductance L ± and diode output capacitance C d rings sinusoidally for t > t 3 . This ringing can impose a peak inverse voltage + – Q 1 D 2 D 1 V g 1 : n C d L ± i ± ( t ) – v d ( t ) + I F i d ( t ) L F Fig. 1 Problem 1: voltage ringing is induced at the turnoff transition of diode D 2 in the conventional PWM forward converter. t Area – Q r t t 3 t 1 t 2 v d ( t ) i d ( t ) – nV g I F PIV Fig. 2 Diode D 2 voltage and current waveforms during the diode turnoff transition, for the forward converter of Problem 1....
View Full
Document
 Spring '10
 Maksimovic

Click to edit the document details