IRWIN 9e 3_32 - Irwin, Basic Engineering CircuitAnalysis....

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Irwin, Basic Engineering CircuitAnalysis. 9/E 1 3.32 Um Imdal analysis to find V; in the circuit in Fig. P332. Figure 93.32 SOLUTION: KCL 41' SafaCAl/LOC‘ZJI, +1} + 13 5 12 __6_lv__+ VI’VZ. 1, h :; VZ’VZ K 4K 6K AK Chapter 3: Nodal and Loop Analysis Techniques Problem 3.32 2 Inn/in, Basic Engineering Circuit Analysis. 9/E 3 VI - V3 g | Q_ V! 5; 6 V 1+ .9de be Mute! that [bug anqu {A a Jamaal Mira—Jal'sa‘m bm'dgz . TWVM, ALL Owl/2M VoLLBfi/z 2‘» 3M0 Problem 3.32 Chapter 3: Nodal and Loop Analysis Techniques ...
View Full Document

This note was uploaded on 10/04/2010 for the course ECE ECE212 taught by Professor Micahstickel during the Fall '10 term at University of Toronto- Toronto.

Page1 / 2

IRWIN 9e 3_32 - Irwin, Basic Engineering CircuitAnalysis....

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online