{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

IRWIN 9e 3_33 - Irwin Basic Engineering Circuit Analysis...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Irwin, Basic Engineering Circuit Analysis, 9/E 1 3.33 Use nodal analysis to find V; in the circuit in Fig. P333. 2 kn 2 kl! Figure P333 . SOLUTION: KCL at dag/ée/LMDLL,‘ Ié:lm+ .1 4" Io Chapter 3: Nodal and Loop Analysis Techniques Problem 3.33 Irwin, Basic Engineering Circuit Analysis. 91E . VB’VH : 2.M+ Vt: _\_{g \K M “K V3”VL’ : 2+ V‘I + IV; Vg—ZVLI—Vg ; 2. "2V, + ov2 + \/3 4— 0va +~ 0v; = ~8 V, + lvl 4‘. ov‘3 + 2V9 + 2V; : 0 ov‘ —- V2 vi» v_., + 0V4 4» avg =~ é Ovl4ov1 +— v3 *2le ~V5 : 2 \ll : Q'BLfg V v2, : —§.3o47 \/ V3: O’éqé V V:3 7.565 V. Problem 3.33 Chapter 3: Nodal and Loop Analysis Techniques ...
View Full Document

{[ snackBarMessage ]}