{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

Lecture_42

Lecture_42 - inverter's load capacitance C L v I v O v C v...

This preview shows pages 1–8. Sign up to view the full content.

EE 310 Lecture 42 Noise Immunity of CMOS Logic How much noise can be added before causing bit errors? Lecture 42 Page 1

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Finding V IL , V IH Values Let K n = K p and V TN = V TP for symmetry. PMOS Region of operation: NMOS Region of operation: EE 310 Lecture 42 Lecture 42 Page 2
Noise Margin Definitions EE 310 Lecture 42 Lecture 42 Page 3

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Example Find the two noise margins for a 74HC04 CMOS Inverter: V DD = 5 V, K p = K n , V TP = 1 V, V TN = 1 V EE 310 Lecture 42 Lecture 42 Page 4
Speed and Propagation Delay It takes a finite amount of time to charge and discharge the

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: inverter's load capacitance C L v I v O v C v I t v C t v O t Propagation Delay: For clocked logic, t p can't exceed half the clock period: EE 310 Lecture 42 Lecture 42 Page 5 Example The clock rate in a microprocessor is 3.2 GHz. Find the maximum permissible propagation delay: EE 310 Lecture 42 Lecture 42 Page 6 Propagation Delay in CMOS Logic EE 310 Lecture 42 Lecture 42 Page 7 Propagation Delay in CMOS Logic (Continued) EE 310 Lecture 42 Lecture 42 Page 8...
View Full Document

{[ snackBarMessage ]}