{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE 332 Lesson 0713 - AMPLIFIER/INPUT RESISTANCE AND OUTPUT...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
7/13/2010 1 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock EE 332 DEVICES AND CIRCUITS II WEEK 4 BIPOLAR JUNCTION TRANSISTORS ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock AMPLIFIER / INPUT RESISTANCE AND OUTPUT RESISTANCE + _   Optima the setting: Maximize and i i s s i o L i o L o i L s s i o L i L s i o L i s o L o s v R v R R v R Av R R v R R A v R R R R R R R R R R R R R R v A v Optima setting: high R i and low R o Generic Voltage Amplifier v i v o v s R s R i R o R L Av i i i i o Source Control component Load Three parts of Amplifier Voltage gain 11 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock BJT AMPLIFIER / COMMON-EMITTER INPUT RESISTANCE v S B C E V CC V CC v S B E C g m v be r R C R C 12 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock BJT AMPLIFIER / COMMON-EMITTER INPUT RESISTANCE ac ground or signal ground B E C v S B E C g m v be r R C v S r g m v be R C 13
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}