{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE 332 Lesson 0803 - DIFFERENTIAL AMPLIFIERS DIFFERENTIAL...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
8/3/2010 1 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock EE 332 DEVICES AND CIRCUITS II WEEK 7 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock DIFFERENTIAL AMPLIFIERS / DIFFERENTIAL SIGNAL AND COMMON- MODE SIGNAL v i1 v i2 V CC R C2 v o2 v o1 R C1 R E Differential Signal : 1 2 d i i v v v Common-mode Signal : 1 2 2 i i c v v v and 1 2 1 2 1 2 i c d i c d v v v v v v v d and v c (differential-mode and common mode) signals are easier to analyze, because circuit symmetry can be exploited. 9 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock DIFFERENTIAL AMPLIFIERS / SMALL SIGNAL MODEL v i1 v i2 V CC R C2 v o2 v o1 R C1 R E v i1 v i2 R C1 R C2 r 2 r 1 r o1 r o2 R E 10 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock DIFFERENTIAL AMPLIFIERS / PURELY DIFFERENTIAL SIGNALS Apply a purely differential- mode signal” v i2 =-v i1 IF , and then 2 1 2 1 2 1 2 ( ) 0 X i i i i i i X V R i i v v v v V V   Same analysis, V E is grounded.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.
  • Summer '10
  • tai
  • Common-mode rejection ratio, Microelectronic Circuit Design, EE TC Chen, ©UW EE TC, Circuit Design Jaeger/Blalock

{[ snackBarMessage ]}