EE 332 Lesson 0806 - DIFFERENTIAL AMPLIFIERS/STAGE TWO...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
8/6/2010 1 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock EE 332 DEVICES AND CIRCUITS II WEEK 7 ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock DIFFERENTIAL AMPLIFIERS /STAGE TWO SINGLE-ENDED INPUT Overall system is linear: So the total system behavior can be obtained by superposition 1 1 2 2 1 2 11 2 2 2 2 2 2 2 2 vc vd vc vd o oc od vc ic vd id i i vc vd vc vd o oc od vc ic vd id i i A A A A v v v A v A v v v A A A A v v v A v A v v v   For a single-ended input: 2 0 i v 21 2 2 vc vd oi vc vd AA vv ©UW EE TC Chen Microelectronic Circuit Design Jaeger/Blalock OPERATIONAL AMPLIFIER DESIGN / STAGE TWO v i1 v i2 R C R C Q1 Q2 I EE R EE Q3 v o We apply half of the differential input signal to each side and generate half of amplified first-stage output signal at each side. In this arrangement, we waste (do not use) half of the available gain.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 10/12/2010 for the course IT 23211 taught by Professor Tai during the Summer '10 term at Punjab Engineering College.

Page1 / 2

EE 332 Lesson 0806 - DIFFERENTIAL AMPLIFIERS/STAGE TWO...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online