sample3-lim - ECE3060 Spring 2004 Final Exam Section A...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE3060, Spring 2004 Final Exam, Section A 1 ECE3060: VLSI and Advanced Digital Design Spring 2004, Section A (Prof. Sung Kyu Lim) Final Exam April 30, 2004 Guidelines: 1. Read the questions carefully and pay attention to the special instructions. 2. Use this convention for binary hypercube (a: right, b: back, c: up, d: outer cube). 3. Do not simplify the given function unless specified otherwise. 4. Show all your work to receive the full credit. 5. Time: 2:50 – 5:40pm (170 min) 6. Total number of pages in this exam: 11 Name: ________________________________ Prob 1 (15pts) Prob 2 (20pts) Prob 3 (25pts) Prob 4 (10pts) Prob 5 (10pts) Prob 6 (20pts) TOTAL (100pts) School of Electrical and Computer Engineering Georgia Institute of Technology
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE3060, Spring 2004 Final Exam, Section A 2 1. (15pts) True/False questions: a) [T/F] In a p-type MOS transistor, we apply negative gate voltage with respect to the source. This draws holes into the region below gate, which in turn results in the channel changing to p-type. b) [T/F] The drain-to-source current for a MOS transistor increases if the length of the channel decreases, the width of the channel increases, and the thickness of the gate insulator increases.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 11

sample3-lim - ECE3060 Spring 2004 Final Exam Section A...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online