HW#2 - CprE 381 Computer Organization and Assembly Level...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CprE 381 – Computer Organization and Assembly Level Programming Homework #2 Assigned: September 1 Due: September 8 (9:00am) [Note from Joe: This assignment checks your conceptual understanding of MIPS assembly as covered in class.] Reading: Patterson & Hennessy, Sections 2.1-2.7, and B.1-B.2 1) Operations and Operands (a) The MIPS ISA contains only 32 registers, several of which are reserved for special cases (e.g. $zero , $sp , $ra ). Given the complexity of many applications, it would seem to make sense to increase this number (to say, 1024) so that register spills occur less frequently. Provide three justifications as to why increasing the MIPS register file size from 32 to 1024 may be a bad idea. (b) Why doesn’t MIPS have a subtract immediate instruction? (c) Explain the difference between a processor’s Application Binary Interface (ABI) and its ISA. How is register $zero different from $sp in this regard? What might happen if MIPS code you wrote happened to make explicit use of the
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 2

HW#2 - CprE 381 Computer Organization and Assembly Level...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online