03-Layout - Layout Chern-Lin Chen ( ) Department of...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Chern-Lin Chen ( ) Department of Electrical Engineering & Graduate Institute of Electronics Engineering National Taiwan University e-mail - clchen@cc.ee.ntu.edu.tw office tel – +886-2-3366-3575 Layout Mar. 9, 2010
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
1 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Outline ± Layout Consideration ± MOS ± Resistor ± Capacitor ± Fuse Layout ± Cell Connection and Shielding
Background image of page 2
2 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Layout Consideration ± Matching ± Dummy ± Parasitic effects
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Wafer and Test Keys
Background image of page 4
4 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Current Mirror far close close
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
5 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 MOS Mismatch Random variation
Background image of page 6
6 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Improve MOS Mismatch “averaging” effect 12 L L L L > ++
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
7 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Normal MOS Rs Rd Source Drain Rs Rd
Background image of page 8
8 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 CMOS Inverter
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
9 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Two-Transistor Latch-Up Model R S R P
Background image of page 10
10 Power ICS Laboratory 功率積體電路與系統實驗室 Chern-Lin Chen 陳秋麟 National Taiwan University 國立台灣大學 Latch-Up Prevention R NS DS R DS R DS R NS R NS R S R P
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 42

03-Layout - Layout Chern-Lin Chen ( ) Department of...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online