scan_commands.pdf - DFT flows in Logic Domain 1 2 3 4 5...

  • No School
  • AA 1
  • vijayp1264
  • 6

This preview shows page 1 - 3 out of 6 pages.

DFT flows in Logic Domain: 1.Unmapped Design Flow. 2.Mapped Design Flow. 3.Mapped Designs With Existing Scan Flow. 4.Designing Block by Block. 5.Controlling Scan Replacement during Scan Insertion. 1.Unmapped Design Flow: 1.Synthesize 2.Postprocessing. 3.Building scan chain. 4.ATPG(Tetramax) Inputs: rtl file,libraries(target,link,path),timing information(createing clk,input delay,output delay) Outputs:synthesized netlist,sdc Scan insertion: Inputs:synthesized netlist,sdc,libraries Outputs:scan inserted netlist,spf, Atpg: Inputs: scan inserted netlist,spf,libraries Outputs:patterns 1.Synthesize: #Read the library set target_library set link_library #Read the Design read_file -format verilog design_name.v #Link the Design with library link #Create clock and Set Design Constraints create_clock clock_port -period 20 -waveform [list 10 15] set_scan_configuration -chain_count 4 Architecting Test Design #Configuration style
Background image
set_scan_configuration –style multiplexed_flip_flop #Define clock async. Set and reset
Background image
Image of page 3

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture