Multiplexers

Multiplexers - of the applied binary address. Mux’s ✔...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Multiplexers Password_________________ © Copyright 2009 Daniel Tylavsky
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Motivation X T Route to Device A Y Z Route to Device B Mux Mux Multiplexer (Mux)-Routes one of many inputs to one output. Decoder Decoder (Demultiplexer DeMux)- Routes one input to one of many outputs. Mux’s
Background image of page 2
S 0 0 1 I 0 I 1 00 0 0 01 0 1 11 1 1 10 1 0 Y Starting w/ the Mux function definition, lets design a Mux. 2:1 Mux S 0 I 0 I 1 Y I 0 I 1 S 0 Y I 0 I 1 0 I 0 I 0 I 1 1 I 1 1 0 0 0 I S I S Y + = Could write this down by inspection. Mux’s
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Let’s build the Mux using AND/OR. 2:1 Mux S 0 I 0 I 1 Y 1 0 0 0 I S I S Y + = I 0 I 1 S 0 Y Mux’s
Background image of page 4
TEAMS: Derive the output equation for a 4:1 mux*. (Hint: Use inspection not 6-var. Karnaugh Map.) 4:1 Mux S 1 I 0 I 1 Y I 2 I 3 S 0 *By convention, the input routed to the output should be that input whose subscript is the decimal equivalent
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: of the applied binary address. Mux’s ✔ TEAMS: Validate the performance of the 4:1 Mux. Open the LogicWorks file: Mux.cct 1 I0 1 I1 1 I2 1 I3 1 S1 S0 3 1 2 1 1 1 1 I S S I S S I S S I S S Y + + + = I3 I2 I1 I0 Y S0 S1 4-1Mux Mux’s ✔ TEAMS: Using 4:1 and 2:1 mux’s give a paper design for an 8:1 Mux. Label input/output according to the convention discussed. (Instructor: One example design solution is contained in ‘solnsmux.cct’.) 4:1 Mux S 1 I I 1 Y I 2 I 3 S 2:1 Mux S I I 1 Y Mux’s The End...
View Full Document

This note was uploaded on 10/21/2010 for the course CSE 120 taught by Professor Matar during the Spring '08 term at ASU.

Page1 / 8

Multiplexers - of the applied binary address. Mux’s ✔...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online